Advanced DFT Features for an Industrial Application SoC


With the development of process technologies and increased complexity of chips, SoC (System-on-Chip) testing becomes more and more difficult. Traditional testing methods cannot meet the current design requirements anymore. In this paper, we present a DFT (design-for-testability) scheme for an industrial application SoC chip basing on SMIC 130nm CMOS technology, it includes boundary scan test, memory BIST (built-in self-test), at-speed scan testing and parameter testing. Experimental results demonstrate that the proposed technique can gain high fault coverage and test compression ratio, which are 97.39% and 30%, satisfying the project demands.

  • I. Introduction
  • II. Background
  • III. Dft Features
  • IV. Experimental Results
  • V. Conclusion
  • References

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In