0
Low Power and Low Area Analog Multiplier Using MiFGMOS

Excerpt

A novel 4- quadrant analog multiplier using floating gate MOS (FGMOS) transistors operating in saturation region are implemented. Floating gate MOSFETs are being utilized in a number of new and existing analog applications. These devices are not only useful for designing memory elements but also we can implement circuit elements. The main advantage in FGMOS is that the drain current is proportional to square of the weighted sum of input signals. By using conventional transistors we obtain only few hundred mill volts range of the supply voltage and when we go for square law devices we obtain up to 50%. So in order to get 100% range of the supply voltage we go for FGMOS. This can be obtained by the control voltage applied at the gate of the FGMOS. This simulation is done with the SPICE tools.

  • Abstract
  • Key Words
  • I. Introduction
  • II. The FGMOS Transistor
  • III. Existing Folded COMS — Multiplier
  • IV. Proposed FGMOS Transistor — Multiplier
  • V. Power Analysis
  • VI. Conclusion
  • Reference

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In