Exploiting Low Cost Reliability for NoC Transient Routing Error


In dominant many-core system, NoC (Network on Chip) also requires fault tolerance configuration for dependable communication. Compared with payload error, transient routing error causes fatal problems, such as packets delivered to wrong destination, network deadlock due to routing algorithm or topology forbidden. We propose a light weight redundancy method to solve transient NoC routing error: 1) configuring routing information with TMR (Triple Modular Redundancy) only for head flits; 2) exploiting inherent hardware and time redundancy for reliable routing computation. And the simulation results from cycle accurate platform show that this method brings higher routing error recovery rate with less performance loss and overhead than other fault tolerant mechanisms.

  • Abstract
  • Key Words
  • 1. Introduction
  • 2. Related Work
  • 3. Basic Noc Architecure
  • 4. Proposed Fault Toleranct Method for Routing Error
  • 5. Simulation Results and Anaylisis
  • 6. Summaries
  • References

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related Journal Articles
Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In